

WHAT IS CLAIMED IS;

Sub all
1. A multi-layered semiconductor device characterized in that a film-like semiconductor package incorporating therein a semiconductor chip is disposed in a package accommodation opening of a circuit pattern layer to form a circuit board, and a plurality of such circuit boards are layered together to electrically connect circuit patterns of the respective circuit boards with each other.

31
2. A multi-layered semiconductor device as defined by claim 1, wherein every adjacent circuit board is bonded to another with an insulation adhesive except for an electrically connected portion.

3. A multi-layered semiconductor device as defined by claim 1, wherein the electrical connection between the circuit patterns on the respective circuit boards is performed via a low melting point metal filled in a through-hole formed in the semiconductor package or the circuit board.

4. A multi-layered semiconductor device as defined by claim 1, wherein the electrical connection between the circuit patterns on the respective circuit boards is performed by connecting an extension of the circuit pattern into a hole formed in the semiconductor package or the circuit board with an electrode pad of the circuit pattern in the other circuit board positioned beneath the former circuit board.

5. A multi-layered semiconductor device as defined by claim 1, wherein the electric connection between the semiconductor package and a circuit pattern layer accommodating the semiconductor package is performed by connecting an extension of the circuit pattern, formed on the semiconductor package to project outside the package, with an electrode pad of the circuit pattern layer.

6. A method for producing a multi-layered semiconductor device characterized in that the method comprises the steps of separately testing a film-like

09001005-054401

semiconductor package including a semiconductor chip therein and a circuit pattern layer having an opening for accommodating the semiconductor package; forming a circuit board by disposing the semiconductor package in the opening of the circuit pattern layer; and superposing a plurality of the circuit boards together and electrically connecting the circuit patterns of the respective circuit boards with each other.

7. A method as defined by claim 6, wherein every adjacent circuit board is bonded to another with an insulation adhesive except for an electrically connected portion.

8. A method as defined by claim 6, wherein the electrical connection between the circuit patterns on the circuit boards is performed by filling a through-hole formed in the package or the circuit board with a low melting point metal.

9. A method as defined by claim 6, wherein the electrical connection between the circuit patterns on the circuit boards is performed by connecting an extension of the circuit pattern, into a hole formed in the semiconductor package or the circuit board, with an electrode pad of the circuit pattern on the other circuit board positioned beneath the former circuit board.

10. A method as defined by claim 6, wherein the electric connection between the semiconductor package and a circuit pattern layer accommodating the semiconductor package is performed by connecting an extension of the circuit pattern formed on the semiconductor package to project outside the package with an electrode pad of the circuit pattern layer.

11. A multi-layered semiconductor device formed of a plurality of circuit boards layered together, each circuit board comprising an insulation substrate, a semiconductor chip incorporated in the substrate, a circuit formed on a surface of the substrate and connected to the semiconductor chip, characterized in

B1

00001005 061404

5

10

B1

15

20

25

35

and connected to the semiconductor chip, characterized in that a lead extending from the circuit on the circuit board is bonded in a through-hole provided in the insulation substrate of the circuit board to a circuit on another circuit board disposed beneath the former circuit board to establish an interlayer connection;

characterized in that the method comprises the steps: of individually testing the circuit boards and superposing the plurality of circuit boards on each other.

18. A method as defined by claim 17, wherein the circuit on the circuit board is electrically connected, by means of a low melting point metal filled in a through-hole provided in the insulation substrate of the circuit board, to a circuit on an adjacent circuit board to establish an interlayer connection.

B1

09881005.061401